If you have some suggestions, just propose a issue (opens new window).

• [ ] Embedded VCD waveform display
• [ ] Optimized Yosys integrated interface
• [ ] More friendly finite state machine interface
• [ ] More comprehensive syntax checking
• [ ] Port checking
• [ ] Embedded cross-platform iverilog simulator